

Search Notes

Application/Control No.

10/724,011

Examiner

Peter Coughlan

Applicant(s)/Patent under
Reexamination

HEER, CHRISTOPH

Art Unit

2129

SEARCHED

| Class | Subclass | Date | Examiner |
|-------|----------|-----------|----------|
| 706 | 14 | 9/25/2007 | PDC |
| 706 | 47 | 9/25/2007 | PDC |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

INTERFERENCE SEARCHED

| Class | Subclass | Date | Examiner |
|-------|----------|------|----------|
| | | | |
| | | | |
| | | | |
| | | | |

**SEARCH NOTES
(INCLUDING SEARCH STRATEGY)**

| | DATE | EXMR |
|--|-----------|------|
| East--d flip flops, node, input output, if then else, LUT, comparison, MUX multiplexer, CLB, configurable logic blocks | 9/25/2007 | PDC |
| East--II--look up table, logic control, register, input control node, schematic, switch, bus, comparator, event dectector, | 9/25/2007 | PDC |
| East--III--xilinx, infineon, | 9/25/2007 | PDC |
| IEEE--Christoph Heer, circuit 'if then else' d flip flop, LUT look up table, CLB configurable logic block, , schematic | 9/25/2007 | PDC |
| Dogpile--Christoph Heer, circuit 'if then else' d flip flop, LUT look up table, CLB configurable logic block, , schematic | 9/25/2007 | PDC |
| Inventor Christoph Heer | 9/25/2007 | PDC |
| | | |
| | | |